

FIG. 1




FIG. 2




FIG. 3




FIG. 4

## VHDL STATEMENT





FIG. 5






FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14

Oblon, Spivak, et al. 703-413-3000 Docket # 295880us Sheet 9 of 9




FIG. 15

